sgtnasty@lemmy.ml to

RISC-V@lemmy.ml · 3 years ago

Arm vs RISC V- What You Need to Know

3

2

Arm vs RISC V- What You Need to Know

sgtnasty@lemmy.ml to

RISC-V@lemmy.ml · 3 years ago

3

Arm is a RISC Instruction Set Architecture (ISA) and simultaneously a company that designs RISC CPU cores. RISC-V is also a RISC ISA, but not also a design c...

Chat

TankieReplyBotB
link
fedilink
arrow-up
1
arrow-down
1·
2 years ago
A YouTube link was detected in your post. Here are links to the same video on Invidious, which is a YouTube frontend that protects your privacy:

yewtu.be

invidious.weblibre.org

inv.vern.cc

RISC-V@lemmy.ml

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !riscv@lemmy.ml

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

Youtube | Twitter

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

2 users / day
2 users / week
48 users / month
477 users / 6 months
10 local subscribers
877 subscribers
198 Posts
213 Comments
Modlog

mods:
testman@lemmy.ml